

WE CLAIM:

1. A method of forming a capacitor in an integrated circuit, comprising:
constructing a bottom electrode including a textured silicon layer; and
depositing a dielectric layer over the textured silicon layer wherein
depositing comprises:
forming no more than about one monolayer of a first material
over the textured silicon layer by exposure to a first reactant species; and
reacting a second reactant species with the first material to leave
no more than about one monolayer of a second material.
2. The method of Claim 1, wherein the textured silicon layer comprises a
hemispherical grain morphology.
3. The method of Claim 1, wherein forming no more than about one
monolayer comprises supplying a first chemistry substantially excluding the second
reactant species and reacting comprises supplying a second chemistry substantially
excluding the first reactant species.
4. The method of Claim 3, further comprising repeatedly alternating
supplying the first chemistry and supplying the second chemistry until a dielectric layer
forms having a thickness between about 10 Å and 200 Å.
5. The method of Claim 4, further comprising supplying a carrier gas while
repeatedly alternating supplying the first chemistry and supplying the second chemistry.
6. The method of Claim 5, wherein the carrier gas purges reactants between
supplying the first chemistry and supplying the second chemistry.
7. The method of Claim 6, wherein supplying the first chemistry is stopped
and the reaction chamber is purged with more than about two chamber volumes of
purge gas before supplying the second chemistry.
8. The method of Claim 1, wherein depositing the dielectric layer further
comprises exposing the second material to a third reactant species to leave no more than
about one monolayer of a third material.
9. The method of Claim 8, wherein the dielectric layer comprises two
different metals and oxygen.

22
23. The method of Claim 1, wherein bottom electrode conforms to a three-dimensional folding structure.

23
24. The method of Claim 23, wherein the bottom electrode conforms to a trench within a semiconductor substrate.

5 24
25. The method of Claim 23, wherein the three-dimensional folding shape is formed above a semiconductor substrate.

25
26. The method of Claim 25, wherein the three-dimensional shape defines an interior volume.

10 25
27. The method of Claim 26, wherein the three-dimensional shape conforms to a cylinder.

27
28. The method of Claim 1, further comprising depositing a conductive layer over the dielectric layer, wherein depositing the conductive layer comprises:

forming no more than about one monolayer of a third material over the dielectric layer by exposure to a third reactant species; and

15 reacting a fourth reactant species with the third material to leave no more than about one monolayer of a fourth material.

29
29. The method of Claim 28, wherein the third reactant species comprises a metal complex, the fourth reactant species comprises a nitrogen-containing source gas, and the conductive layer comprises a metal nitride.

20 30. A method of forming a dielectric layer having a dielectric constant greater than about 10 over a textured bottom electrode in an integrated circuit, comprising:

forming no more than about one monolayer of a metal-containing species in a self-limited reaction; and

25 reacting an oxygen-containing species with the monolayer.

31. The method of Claim 30, wherein the textured bottom electrode comprises silicon.

32. The method of Claim 31, wherein the textured bottom electrode has a hemispherical grain morphology.

30 29
33. The method of Claim 30, wherein the self-limited reaction comprises forming a halogen-terminated metal film.

31
24. The method of Claim 30, wherein reacting the oxygen-containing species comprises a ligand-exchange reaction.

32
25. The method of Claim 29, further comprising repeating forming no more than about one monolayer and reacting the oxygen-containing species at least about 10 times until the dielectric layer has a desired thickness.

36. A capacitor structure in an integrated circuit, comprising;
a bottom electrode conforming to a macrostructural three-dimensional folding shape and a having a textured silicon surface;
a capacitor dielectric having a dielectric constant greater than about 10 conforming to the textured surface, the dielectric having a maximum thickness of less than about 100 Å and a minimum thickness greater than about 95% of the maximum thickness.

37. The structure of Claim 36, further comprising a top electrode conforming to the dielectric, the top electrode continuously contacting the dielectric over the entire textured surface.

38. The structure of Claim 37, wherein the top electrode comprises a conductive barrier layer continuously contacting the dielectric over the entire textured surface and a more conductive material formed over the conductive barrier layer.

39. The structure of Claim 37, wherein the top electrode comprises an elemental metal layer continuously contacting the dielectric over the entire textured surface.

40. The structure of Claim 36, wherein the capacitor dielectric comprises a metal oxide.

41. The structure of Claim 40, wherein the metal oxide comprises aluminum oxide.

42. The structure of Claim 40, wherein the metal oxide comprises an oxide of a transition metal.

43. The structure of Claim 42, further comprising a conformal barrier layer formed between the textured silicon layer and the dielectric.

44. The structure of Claim 42, wherein the metal oxide layer comprises an oxide of a Group IV transition metal.

55. A process of forming a capacitor dielectric over a hemispherical grain silicon surface, comprising:

coating the hemispherical grain silicon surface with no more than about one monolayer of a ligand-terminated metal complex in a first phase;

replacing ligands of the ligand-terminated metal with oxygen in a second phase distinct from the first phase; and

repeating the first and second phases in at least about 10 cycles.

34 36. The process of Claim 33, wherein each cycle comprises a third phase, the third phase comprising adsorbing no more than about one monolayer of a second ligand-terminated metal after the second phase.

35 37. The process of Claim 34, wherein each cycle further comprises a fourth phase, the fourth phase comprising replacing ligands of the second ligand-terminated metal with oxygen.

36 38. The process of Claim 37, wherein the first phase comprises pulsing a first oxygen-containing species.

37 39. The process of Claim 38, wherein the fourth phase comprises pulsing a different oxygen-containing species.

38 40. The process of Claim 39, wherein the ligand-terminated metal comprises a metal ethoxide complex.

39 41. The process of Claim 40, wherein the ligand-terminated metal comprises a metal chloride complex.

40 42. The process of Claim 41, comprising maintaining a temperature of less than about 350°C.

63. A method of forming a capacitor with high surface area in an integrated circuit, comprising:

forming a bottom electrode in a three-dimensional folding shape;

superimposing a textured morphology over the three-dimensional folding shape; and

depositing a layer conformally over the textured morphology by cyclically supplying at least two alternating, self-terminating chemistries, the layer forming part of the capacitor.

45. The structure of Claim 42, wherein the metal oxide comprises an oxide of a Group V transition metal.

46. The structure of Claim 36, wherein the dielectric comprises a ternary material.

5 47. The structure of Claim 46, wherein the dielectric comprises a metal, silicon and oxygen.

48. The structure of Claim 36, wherein the dielectric has a thickness between about 25 Å and 100 Å.

10 49. The structure of Claim 36, wherein the minimum thickness is at least about 98% of the maximum thickness.

50. An integrated circuit having a plurality of memory cells, each memory cell including a capacitor comprising:

a first electrode having a surface conforming to a hemispherical grain morphology;

15 a capacitor dielectric layer adjacent to the first electrode and conforming to the hemispherical grain morphology, the capacitor dielectric comprising a material selected from the group consisting of aluminum oxide, titanium oxide, zirconium oxide, niobium oxide, hafnium oxide, silicon oxide and mixtures and compounds thereof; and

20 a second electrode adjacent to and conforming to the hemispherical grain morphology.

51. The integrated circuit of Claim 50, wherein the capacitor dielectric layer has a thickness between about 10 Å and 200 Å.

25 52. The integrated circuit of Claim 50, wherein the capacitor dielectric layer has a maximum thickness over the first electrode and a minimum thickness over the first electrode no more than about 95% of the maximum thickness.

53. The integrated circuit of Claim 50, wherein the capacitor dielectric layer further comprises a plurality of sublayers.

30 54. The integrated circuit of Claim 53, wherein the sublayers comprise a plurality of sublayers of a first metal oxide alternated with the sublayers of an other metal oxide.

